RT-level fast fault simulator

Stanisław Deniziak, Krzysztof Sapiecha


In this paper a new fast fault simulation technique is presented for calculation of fault propagation through HLPs (High Level Primitives). ROTDDs (Reduced Ordered Ternary Decision Diagrams) are used to describe HLP modules. The technique is implemented in the HTDD RT-level fault simulator. The simulator is evaluated with some ITC99 benchmarks. A hypothesis is proved that a test set coverage of physical failures can be anticipated with high accuracy when RTL fault model takes into account optimization strategies that are used in CAE system applied.

Full Text:


DOI: http://dx.doi.org/10.17951/ai.2004.2.1.341-349
Data publikacji: 2015-01-04 00:00:00
Data złożenia artykułu: 2016-04-27 10:11:21


Total abstract view - 174
Downloads (from 2020-06-17) - PDF - 0



  • There are currently no refbacks.

Copyright (c) 2015 Annales UMCS Sectio AI Informatica

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.